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STUDY OF IMPROVED PARTS CONTROL TECHNOLOGY 
FOR ADVqNCED PLANETARY MISSIONS 
VOLUME IV - PARTS APPRAISAL 
SUMMARY 
in order  to evaluate 
.iled appraieals have been per€ormed for five reliable part 
a resistor, a capacitor, a diode, and an  integrated circuit)  
the practicality of such appraisals for use in part programs 
for advanced planetary missions, Hughes selected five samples of each of the 
five types of par t s  and assessed  the par t  design, processes  employed in its 
manufacture, and screening methods, for adequacy for advanced planetary 
missions. 
analysis, aiid testing. The results recorded in this volume consist of, for  
each of the five parts:  
The appraisals were accomplished by dissection, observation, 
a. A cutaway o r  exploded-view drawing clearly showing the details of 
construction including dimensions, materials,  and processes. The drawings 
for  the transistor have also been incorporated into the detail procurement 
par t  specifications (A Specifications) of the Part Control Package included 
under Volume II of this report. 
b. Critique and assessment  of the par t  design, fabrication and 
wo rkmanship. 
c. Critique and assessment  of screening methods, correlated with 
physics of failure of the part. 
d. Review of the history of the part, program's usage, high reliability 
par t s  lists, problems and alerts. 
INTRODUCTION 
Objective: Among the aims of this par t s  control program was the verifi- 
cation of the par t  choice, the means for  determining identicality, and the 
analysis of the screening methods used for selection of high reliability parts. 
Together, these. i tems comprise a design review for each of the component 
parts. Past e q e r i e n c e  has shown that the design review technique used in 
depth with respect to systems and systems components aids in the selection 
and fabrication of high reliability units. Applying this same method to piece- 
par t  selection also will  yield high reliability devices, but the practicality and 
the added cost have to be investigated. 
program was intended to conduct an in-depth analysis of the part ,  using a 
practical  and cost-effective means. 
The par t s  appraisal  portion of this 
Firs t ,  a par t  history of program usage and problems was tabulated for 
each par t  and used to show whether o r  not the pa r t  can be considered for use 
in an ultrzhigh reliability system. The parte were then opened, dissected, o r  
sectioned to allow a n  internal analysis of the design, construction, dimensions, 
and materials. A cutaway view of the pa r t  was drawn for inclusion in the part  
procurement section of the Tkansistor P a r t  Control Package. An analysis was 
performed on the dissected p a r t  to evaluate tke materials,  processes,  construc- 
tion, design, and workmanship in order  to dstermine whether the pa r t  exhibited 
any weakness that could affect its reliability or resistance to harsh environ- 
ment. Also the internal analysis was used to prepare internal visual require- 
ments that in turn P k1 ensure, to the greatest  extent possible, the identicality 
of parts  purchased to the same documents a s  were the samples. 
the review of the screening methods particular attention was given to the par t  
failure modes to determine an optimum method with respect to cost  effective- 
ness fo r  testing devices to eliminate potentially bad units. 
Finally, in 
The major difficulty connected with this task was i n  the timing between 
the preparation of the document and the actual appcaisal of the part. 
when a designer selects a part ,  he should be aware of its immediate past  
history. 
rized immediately a f te r  the selection and before any documentation is prepared. 
In order  to be included the internal analysis and resultant cutaway drawing 
must be completed before the preparation of the Detai l  P a r t  Procurement 
Specification. 
to be conducted concurrently with the preparation of the Part Control Package. 
Ideally, 
The detailed history, including problems and alerts, can be summa- 
In actuality, it is anticipated that the parts appraisal  will have 
The parts selected for  appraisal  in this program cots is ted of a transistor,  
resistor,  capacitor, diode, and integrated circuit, as described in Vol. 11. 
The pr ime considerations for selection were (1) that the par t s  be high reliability 
devices and (2)  because of the starting date and the short  time span of the pro- 
gram, that they be immediately available from high reliability stores. Accord. 
ingly, Hughes component specialists in each of the par t s  categories noted above 
reviewed the devices on hand and chose the following items: 
a. Transistor,  Low Power NPN - Part No. NS1704 (2N2484) 
Manufacturer - National Semiconductor Co rp. 
b. Resistor, Metal  Fi lm - Part No. RNR57C4532FS 
Manufacturer - Meyco, Inc. 
c. Capacitor, Tantalum, Solid - Part No. D2352( 350D) 
Manufacturer - Sprague Electric Co. 
d. Diode, High Conductance - Part No. FD3167 (1N3595) 
Manufacturer - Fairchild Semiconductor 
e. Integrated Circuit, Clocked Flip-Flop - P a r t  No. 7481 (DTL948) 
Manufacturer - Siliconix, Inc . 
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At the outset of the program, each of the above manufacturers was contacted 
through his local representative. 
the following information requested for each part:  
The intent of the program was explained and 
a. Process  flow chart  
b. Cutaway view 
8 
c. History on high reliability programs 
d. Present  high reliability screening methods 
e. Recommended techniques for device autopsy 
This information was used f<;r comparison purposes with Hughes internal 
examination and fabrication reconstructioz, d c n g  with the analysis of screening 
methods with respect to failure modes. 
For this program, a par t s  appraisal  was conducted on each of the five parts.  
However, the transistor appraisal  also contains recommended procedures that 
should be considered typical for a l l  piece parts. 
appraisal  that was not fully completed was the spectrographic materials analysis 
of the transistor par t  components. 
The only portion of the 
3 
LOW-POWER NPN, TRANSISTOR (NATIONAL SEMICONDUCTOR 2N2484) 
Pa r t  History 
This transistor from National Semicanductor has been qualified for use in  
high reliability space programs a t  Hughes since December 1964, and has been 
used in the HS 308 program. 
National's 2N929 and 2N930 utilize the same chip and package a s  the 
2N2484. 
MIL-S-l9500/253B and for  use on Apollo by Autonetics (I .  I. D. 472-0719-004). 
Litton, Lockheed, Barnes, and Adcole also use these par ts  in  military and 
space programs. No problem a le r t s  have been issued against this part. The 
2N2920, a matched pair  of the same chip, is listed in the NASA/Marshall APL. 
The 929 and 930 have been qualified for JAN and JAN TX parto pe r  
Design, Fabrication, and Workmanship 
The crit ical  electrical parameters  of the 2N2484 transistor a r e  high gain, 
In addition, the leakage i s  reduced by 
low noise, and low leakage. To obtain these electrical characterist ics,  good 
control over a l l  processes i s  required. 
the use of an anti-channel ring and by extreme cleanliness control c?uring 
construction. 
Mechanically, the 2N2484 is a hermetically sealed unit with a clean, dry, 
internal atmosphere. 
metal seals and by welding the cap to the Kovar header. 
(after cleaning) in a dry nitrogen atmosphere. 
construction materials over the operating temperature range is assured through 
the use of thermally matched glass and Kovar throughout. 
This is achieved by using high-temperature glass-to- 
The par t  is sealed 
Thermal compatibility of the 
Critical processes during manufacture include package fabrication, chip 
fabrication, chip bonding, lead attachment, and cap seal. The most cri t ical  
control elements are DOPANT levels, a l l  process temperatures,  and 
cleanliness. 
Package fabrication is one of the controlling factcrs on the hermetic 
integrity, a s  i s  the cap seal. Leakage would allow contaminants o r  moisture 
to reach the chip and cause ultimate degradation of the characteristics. Chip 
fabrication determines the electrical characteristics of the final device. The 
chip bondhg has a direct relation to the saturation voltage. The lead attach- 
ment may affect the base emitter voltage and, equally a s  important, the 
mechanical limits of the unit. Process  times and temperatures during chip 
manufacture control the diffusion depths and, consequently, the parametere 
of the device, and during assembly operations prevent formation of darnaging 
inte rmettallic compounds . 
4 
One of the most cri t ical  portions of the processing i s  the internal visual 
inspection just pr ior  to capping. 
to detect process defects without electrical testing. 
controlled by a detailed inspection specification, should be performed on 
100 percent of the par ts ,  and should be operated under the jdrisdiction and 
authority of the Quality AssuFance function, rather than the Manufacturing 
operation. 
This examination provides the last  opportunity 
The inspection should be 
In the initial selection and qualification of the device, a complete par ts  
appraisal  should * e conducted to verify the par t  reliability and to establish 
comparative material  and dimensional measurements to be used in par t  
acceptance appraisal  programs. 
appraisal  sequence for initial par t  selection as applied to a typical transistor. 
The following tabulation l ists  a complete 
a. Determine available past  history of par ts  under conside. :ition from 
vendors, a ler ts ,  preferred par ts  l ist  and recent hi-re1 programs. 
b. Obtain manufacturing flow charts and sectional views of each vendor's 
part. 
inspection stations. 
Flow charts should be studied with respect to general processes and 
c. Obtain six samples from each vendor. 
d. Conduct a visual and mechanical test  on a l l  samples. Compare al l  
seals with the processes a s  called out on the flow chart. 
e. Take photographs (one each) of the package, the leads, the package 
seal, and the lead seal. 
f. Dissect all samples by removing the cans. 
g. Make visual comparisons between a l l  samples from any one vendor 
to determine discrepancies. 
h. Take one sample from each vendor and take internal photographs of 
a l l  views of interest  for comparison purposes during acceptance testing. 
i. Compare a l l  bonds, joints, and seals with the flow chart. 
j. 
dimensions, and wall thicknesses of the can. 
Measure and record on four samples each al l  post  heights, chip 
k. 
Kovar leads and header. 
material. 
of the glass. 
acceptance appraisal. 
Determine the material  composition of the nickel can, gold wires,  
Conduct a spectrographic analysis to determine the composition 
Measure the gold plating thickness on the Kovar 
Record a l l  material  information for comparison purposes during 
1. Select the vendor from his history, process tcchniques, material  used 
and product uniformity. 
m. Store al l  pbotographs and dimensions for  use in appraisal  of par ts  
acceptance. 
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Sample par ts  obtained for this program were dissected for workmanship 
evaluation. 
removing the upper portion of the package just below the header. This can 
be accomplished using either a comme rcially available manual transis tor 
package opener (Motorola "Easy View Can Opener") o r  a common jeweler's 
lathe to cut the ttcan" just abeve the can to  header seal. 
can, the device was ready to be potted for  metallurgical sectioning 
perpendicular to the surface of the chip adequately show the completeness of 
the bonds used. The preferential etching of the silicon section using a solu- 
tion of three par ts  hydrofluoric acid, 10 parts nitric acid and 18 par ts  glacial 
acetic acid (all reagent grade) wiii delineate the diffusion profiles. 
These transistors were opened for internal examination by 
After r e m m a l  of the 
Sections 
The autopsy indicated a deficiency in the internal visual inspection 
procedures during manufacture, allowing mediocre workmanship to pass  
unnoticed. 
of the chip. 
extenckd to the anti-channel ring metalization, and one had been contaminated 
during an  oxidation process and was not fully passivated. 
could have been eliminated by a tightly controlled 100 percent visual pre-cap 
inspection. 
Three par t s  had particles larger  than 0.001 inch on the surface 
One pa r t  had chip-out in one corner of the scbstrate which 
These defects a l l  
The workmanship in other areas of the part was adequate. The internal 
lead wires appeared to be bonded securely, and metallographic sectioning of 
a device showed the chip to be attached fully to the header. 
diffusion patterns indicated good rr.ask alignment. 
Metalization and 
During the acceptance procedure, portions of the par ts  appraisal  were 
repeated both to verify that the manufacturer had not made process o r  mdterials 
changes and to determine the degree of identicality with the initially selscted 
parts. The recommended procedure follows: 
1. Pick three random samples that have met  the incoming inspection 
requirements. 
2. Dissect each par t  by r e r J v i n g  the can. 
3. Conduct an internal visual examination compared to photographs of 
par ts  dissected during the par ts  selection program. 
ship quality (bond placement, cleanliness, etc. ) particular emphasis was 
placed on chip geometry, lead to chip bond, lead to post bond, overall lead 
placement, and metalization system. 
In addition to workman- 
4. -Mezsure and compare: can wall thickness, post height over heade. 
base, and outside chip dimensions. 
5. Compare the material  of the gold wire, nickel can, Kovar leads, 
Kovar header and the sealing glass by the same means used i : the appraisal  
during par t s  selection. 
the Kovar materials. 
Determine and compare the gold plating thickness on 
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Screening Methods 
Most failure modes that apply to a transistor a r e  either short  o r  open 
circuits. 
tion and the silicnn, masking defects, misplaced bonds, loose o r  foreign 
mat:!rial, excessive service 'loops in the interqal lead wires,  o r  diffusion 
defects within the chip itself. Open circuits commonly a r e  caused by scratches,  
voids, and tears  in the metalizztion (these may not cause imicediate failure, 
but may result later in a burn-out), bond failures at the chip o r  post, inter-  
metallic compound growth (such a s  plague), and cracked chips. 
modes include excessive leakage (due either to surface contamination o r  trapped 
-7ntamination between the silicon and oxide), hermetic seal  failures (due to 
package defects), and parameter  degradation (due to overheating that may be 
caused by voids in the chip bond eutectic). 
Short circuits may be c a u e d  by oxide defects between the metaliza- 
Other failure 
To obtain par t s  ,o i 3ble for an advanc2d plafietary mission and yet avoid 
the high costs involve n large-scale lot testing on small-quantity purchases, 
100-percent testing should be extensive, a s  outlined below: 
a. 
p roc e dur e s . Internal visual inspection - pr ior  to capping and to controlled 
b. 
C*  
d. 
Stre s s p re s c r  eeung  
0 Tempe rature cycling 
0 Thermal shock 
0 High-temperature stabilization 
0 Constant acceleration 
0 
Electrical parameter  tests 
e Breakdown voltages 
Leakage current  
0 Current gain 
0 Noise figure. 
Hermetic seal  test (performed las. . 
Burn-in: 168 hours minimum at full power in f ree  air, with param- 
ete r degradation analy si s 
e. Radiographic inspection. 
Using this program, lot testing can be reduced to a minimum, consisting only 
of mater ia l  sample iuspection and sampled final visual inspection. 
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The internal vis*ml inspection detects par ts  having oxide or mask defects, 
poor bond placement, cracked chips, internal contamination, and smeared 
metalization. Stress prescreening is performed pr ior  to the electrical param- 
eter tests to induce failure of any boy!  rline devices such as those having weak 
bonds, thermal incompatibilities, nomA xmetic seali, etc, 
any instability of the critical 'parameters and eliminates ear ly  life failures, 
X-ray serves a final check for internal miclalignment o r  contamination. 
devices are low-power parts;  consequently, thermal- resiatancc teating is not 
necessary (as it is on larger par t s )  due to the small (0,020 by 0.022 inch) 
chip. 
Burn-in discloses 
These 
Manufacturing Processes 
The transistor manufacturing flow chart i a  s b w n  in figure 1. After the 
devices are made on the wafer, a gold backing is evaporated onto the silicon; 
the wafer is then scribed and broken, Then a die i8 banded tutectically to the 
header, and leads thermocompression-bonded to the chip and to the header 
posts. 
welded in  a dry  nitrogen atmosphere. 
cent screening occurs, including temperature cycling and thermal  shock. 
After final cleaning, the cap is crimped to the header and resistance 
Before the parts are shipped, 100 per- 
Transistor Photographs, Sectional and Ekploded Views 
Photographs of the external package, end view, internal view and chip 
layout are shown in figure 2. 
gold-to-aluminum chip bond and the lead-to-port wedge bond. Drawings of 
the TO-18 can and header used in this transistor are shown in figures 4 and 5. 
me external characteristics and an exploded view of the t ransis tor  are shown 
in figure 6. 
silicon chip, 
The sectional views (see figure 3) show the 
Figures 7 and 8 illustrate internal views of the t ransis tor  and 
a 
lyrf U P  - 
1 u l m a c A L - d  I S A ! !  I ausAmmEmx¶u=L 
TBT 
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FIGURE 1. TRANSISTOR MANUFACTURING FLOW CHART 
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METAL FILM RESISTOR (MEPCO RNK57C4532FS) 
Par t  History 
At Hughes, the Mepco re'sistor was qualified by the Components Depart- 
ment and approved for listing i r ~  the high reliability procurement specification 
in  June 1966. 
Mepco, in  the Surveyor, Application Technology Satellite (ATS), HS308, and 
Intelsat programs. 
have been issued, 
space and missile programs. 
puter for the Saturn project and is an integral  par t  of other phases of the 
Apollo program, including the Lunar Excursion Module (LEM).  
systems, such as  Miputeman and Sprint, also rely on the performance capa- 
bilitics of t ~ s  glass ,  hermetically sealed resis tor ,  
Hughes has used this res is tor ,  o r  the same basic part  f rom 
The par t  has no adverse problem history and no aler ts  
Mepco reported that this res is tor  was used in numerous 
For  example, i t  is used extensively in a com- 
Many missile 
D ~ P '  .A, Fabrication, and Workmanship 
The electrical cnaracterist ics of the resis tor  included resistance value 
and tolerance, power rat i rg ,  and tenr,perature coefficient (TC). These a r e  
controlled by base-resistance f i l m  parameters ,  surface smoothness of the 
support mater ia l  or substrate,  f i l m  scribing technique, actual res i s tor  width 
after scribing, subs? ?ate mater ia l ,  and the method of environmental protection. 
The substrate should be smooth enough so that when the metal  f i l m  is 
deposited on the substrate,  a uniform f i l m  thickness is obtained to prevent 
localized hot spots. 
of values, the temperature coefficient, and the maximum power ratings, 
Large discrepancies in the TC of similar devices a r e  a good indication of 
discrepancies in the film thickness o r  the surface smoothness, variations in  
the film composition, unrelieved s t resses  in the 'ilm, and the annealing effect. 
The basic resistive P i l m  will determine the possible range 
The contact resistance between the press  f i t  cap and the resistance element 
can result ir. apparent res is tor  instabi1.ity due to resistance changes with 
temperature cycling and thermal shock. 
frachres in the ceramic core  that resulted in intermittent or  open res i s tors .  
Excessive compressive force used during assernbly of the caps to the ceramic 
core also can result  in core  fracture.  
mechanically by the end caps arid not immediately detected. 
mechanical and thermal s t resses  can cause intermittence or  opens. 
/ h p r o p e z  end cap fit has caused 
This f racture  may be supported 
Subsequent 
The lie'ixing of the resistance f i l m  is the strongest indication of good 
electrical  design. The ideal technique would result in a resistance path from 
terminal to terminal having a uniform width and u:ilizing the full surface area 
of the f i l m .  The length of the path in conjunction with the sheet resistivity of 
the f i l m  determines the resistance value, The tolerance is controlled by the 
accuracy of the helixing-equipment cutoff mechanism. The power rating is a 
function of the heat-transfer characterist ics of the substrate and lead mater ia l  
a s  well as of the cooling mater ia l  aiid enclosure. The minimum res i s tor  path 
widthand the total useful surface a rea  from terminal to terminal Jetermine the 
power rating. 
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Non uniform spiralling can Yesult in abnormal heating effects that cause 
unusually large resistance changes. 
resistance increases with the same end effect. 
spiral  edge also wil l  cause an illcrease i n  the current noise. 
Chips in the spiral  edge cause local 
Raggedness o r  chipping of the 
The varnish over coat 0; the resistance element does m t  act as an  effec- 
tive diffusion ka r r i e r ,  
rounding the element can diffuse into the metal  film and cause a : increase in  
resistance. This usually ies. i l ts  in large resistance decreases during a high 
temperature burn-5n. 
Consequer_tly any oxygen o r  hydrogen in the gas  sur  
The mechanical des:sn requires that the resis tor  be immune f iom 
moisture and physical s t resses  a n a  be functional at ratcd ambient temperature 
extremes. Protection from external moisture and contamination is accom- 
plished by the hermetically sealed all-glass body. 
the resis tor  element, plugged into the two large end caps and solidly supported 
by the end plates and glass body, protects the resistor from damage durit,g 
normal  physical testing and handling. 
The rigid construction of 
The glass sleev 2 enclosing the res i s tor ,  altCrough resistant to thermal 
When assembled inio 
and mechanical shock, can fracture.  Radical thermal shock such as 
immersion into liquid nitrogen can cause f r a c t u i n g .  
encapsulated mcdules, unequal curing s t resses  caused by improper location 
of the resis tors  also may caus2 glass fracturing although most  of thu fracture 
problems experienced with potted modules have occurred wl-c-7. repairs were 
attempted. 
probing, chiseling) often is encountered. 
During the repair  operation, extreme mec;haiii*:;i: 3 Lock (chippings , 
If the glass enclosure i s  fractured and the normal ear th  atrrjasphere is 
This is the standard numi; -y failure 
If no moisture is Dyesent, 
present,  electrolysis can take place. 
mechanism and often results in an open circuit .  
then oxidation of the f i l m  may r e s u l t  o r  oxygen diffusion may taKe place. 
Either mechanism causes an increase in resistance. 
If the hermetic seal is lost  while the unit is oi.erriting a hard vacuum 
environment (typical of sp: ce probe programs) ,  then 110 adverse effect will be 
encountered since convection i s  not a factor in heat dissisatlon. 
is no external atrnnsphere, onby radiation and conduction are available. 
Since !-here / 
Internal Examhatioil 
In order to perform microscopic examination of the res i s tor ' s  coniigura- 
tion, the protective glass boay has  t o  be removed, 
bench vice so that only the center of the glass body is grasped by the corners  
of the vice jaws; the jaws of the vice a r e  slowly tightened until the glass body 
fractures, 
a suitabie inspection area. The exposed par t s  now ma) be visually examined 
and measured, 
The par t  is placed in  a 
Tweezers are used to clear the remaining fragments of glass f rom 
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Sect ioniq is accomplished by Lirst potting the device in a roc- -1 tempera- 
t u r e  curing epoxy resin such as Buehler No. 20-8130, Type AB Plastic 
Epoxide. 
the glass is just ground through. 
of the g las s  body. 
parallel to its major axis on sil- on carbide wet grinding paper -- first of 
320 gri t ,  then of bo0 grit  until the section of interest  is approached. The 
specimen then is subjected to metallurgical lapping on a silk wheel with an 
0.3 micron abrasive (Linde Alumina "At') until the desired section is reached. 
Fipal polishing is accomplished on a Buehler Xicrocloth using Linde Alumina 
'23" (0.05 micron). 
After curing, the device is placed on a belt sander of 80 grit  until 
After the second cure ,  the specimen is placed face down, 
The sample then is repotted to fill the inside 
A detailed examination of the internal structure indicated extremely good 
workmanship. 
available area. 
edges and appeared to make a smoDth cut into the ceramic.  
connectio. s were  uniform, well filetted, and neat. 
The resis tor  path was uniform and utilized almost the fu l l  
The helix lines showed no evidence of raggedness along the 
The brazed 
Screening Methods 
The failure modes of a resis tor  are degradation, shorting, and opening. 
In general, degradation is caused by 2 change in the resistance f i l m  charac- 
teristics due to oxidation, contamination, stress formations, o r  migration. 
It also can be caused by increased contact resistance in the termiaal connec- 
tions. Intennittents can be caused by defective terminations or cracks in  the 
substrate. Local hot spots caused by over-power conditions o r  necking down 
of the helix f r o m  eccentric helixing o r  chipping of the substrate cause opens. 
Shorting usually is caused by the same mechanisms involved in  opens; with 
plastic encapsula-its, however, the plastic carbonizes due to the heat of the 
local hot spot, shunting the area and causing progression of the hot spot out- 
ward from the origin until a short is developed. Radical changes in resis- 
tance can be caused by power overloads or bridges left by incomplete helixing. 
If an overload burns out one bridge, a step-functior, change in resistance 
occurs. Short-time overloads are designed to reveal some of these defects. 
The high reliability screening methods recommended for res i s tors  on a 
100-percent inspection basis are: 
Intwnal visual examination 
Fine and gross hermetic seal tests 
D-C resistance 
Temperature cycling 
Short-time overload 
Temperature coefficient of resistance 
D-C resistance 
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Burn -in 
Fine and gross hermetic seal  tests 
D-C resistance 
Noi s e 
* 
X-ray 
External visual examination 
This ser ies  of tests will  cull out potentially bad units. 
minal connectioiis can be determined fram the internal visual o r  the X-ray 
examinations. 
High contact resistance will  show itself in  the electrical tes ts .  
of the helixing can be examined during the internal visual inspection, and of 
the resistance film is checked during the overload test .  Burn-in failures at 
local hot spots will  result in  a change in the d-c resistance value. 
Poor or crooked t e r -  
Faulty cmnections will be aggravated by tern-perature cycling. 
The uniformity 
Manufacturing Processes  
The manufacturing processes for the resistor are shown in the flow 
chart ,  f igure  9. 
ceramic cores.  
the resis tor  bodies and the fi lm is coated with a silicone varnish. The film 
then is helixed to the desired value using a diamond cutting-wheel. 
helixing equipment has an automatic cutoff at  some preset  resistance value. 
After Kovar discs have been brazed to the leads, a hard glass enclosure is 
placed over the end and induction heated in a helium atmosphere to st-a1 the 
glass for  the Kovar discs and obtain the hermetic seal. 
then is coated with a silicone varnish for moisture protection. 
The nichrome resistive f i l m  is vacuum deposited on iner t  
The end caps,  with the leads attached, are press-fitted onto 
The 
The final package 
Resistor Photographs, Sectional Views, and Characterist ics 
Photographs (figure 10) were taken of an external side, end view, and the 
internal view after the glass body was broken. 
good worlananship associated with the fabrication of this resis tor .  
These views demonstrate the 
Sectional views (figure 11) show the end-cap assembly and a diamond- 
wheel helix cut. It can be seen that the end-cap attachmert to the resis tor  
body is indeed an interference fit and Ihat the diamond cutting wheel has made 
a smooth circular cut into the ceramic.  
The external and internal characterist ics of the resis tor  a r e  shown in 
figures 12 and 13. 
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FIGURE 9. RESISTOR MANUFACTURING FLOW CHART 
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SOLID TANTALUM CAPACITOR (SPRAGUE ELECTRIC D2352) 
Part History 
The D2352 was qualified ‘by Hughes September 1964. This capacitor, 
procured for the ATS program, i s  part  of the basic family of par ts  (350D 
se r i e s )  used in the ATS, Surveyor, Syncom, Intelsat, and HS 308 programs,  
The basic 350D ser ies  also is used in  the Minxternan program. No aler ts  
have been issued on the 350D se r i e s  of Sprague capacitors. Qualification 
testing a t  Hughes included temperature cycling, that causes extreme stressing 
of a tantalum capacitor, as well a s  cryogenic testing. There were no failures 
during these tes ts .  
Design, Fabrication, and Workmanship 
The pr imary advantage of solid tantalum capacitors is their  high reliability 
and high capacitance within a small volume (i. e. , high capacitance-to-volume 
ratio). High capacitance is achieved by using a porous tantalum slug. 
many pores creates the large effective surface a r e a  necessary fo r  the high 
capacitance, The porosity is achieved by sinteriiig the slug that must  be of 
high-purity tantalum to minimize leakage. 
Its 
During fabrication one cri t ical  process i s  the formation of the tantalum 
oxide (TazO5) dielectric. Acid is used to form Ta205 on the large effective 
surface of the sintered tantalum slug while the slug is held a t  some positive 
voltr,ge with respect to the cathode. This oxide layer i s  very thin (approxi- 
mately 12A/V). The magnitude of leakage current  is inversely proportional to 
the degree of uniformity of the oxide layers ;  hence, there will always be some 
leakage due to imperfections in the process .  Formed anodes may  be tested in 
wet electrolyte to check area yleld, dielectric thickness and excessive 
contamination. 
The manganese dioxide (MnO2) electrolyte is formed by the conversion of 
manganese nitrate (Mn(N03)Z) in an oven. 
ar’.equately impregnated with manganese dioxide then large capacitance changes 
*..ith life can occur. Often they will be coupled with an increase in the dissipa- 
tion factor. During this process some of the Ta2O5 dielectric is destroyed. It 
is reformed by the s a m e  rocess mentioned above. 
cri t ical  in that if an excessive amoLtnt of the Ta2O5 is lost  and multiple p k -  
holes are created,  the slug will acquire the characteristics of a patched-up 
device rather than a smooth oxide surface. 
MnO2 is removed from the tantalum lead, 
may result  in ear ly  life failure on the evolution of high current  leakage with 
time. 
necessary to remove acids. 
If the tantalum anode is not 
This operation is also 
P r i o r  to the reformation any excess 
Improper o r  insufficient cleaning 
Following these processes,  careful and thorough rinsing and drying a r e  
An aquadag coating forms the carbon layer over the electrolyte; then it is 
thoroughly dried in an overl. 
plastic that the slug may be easily soldered to the can. 
The carbon i s  coated with a silver-loaded thermo- 
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MnO2, in addition t o  impregnating sufficiently, must be of an adequate 
thickness to prevent the graphite coating from contacting the oxide and short- 
ing through a fault site. The graphite coating, inturn,  must isolate the si lver 
or  it wi l l  migrate through the MnOZ at the points of maximum leakage current  
(faults) and eventually cause a short circuit. 
4 
The silver -coating procedure completes the s lug  formation. The remain- 
The end seal-to-can and cyelet- 
ing operations consist i n  bonding the slug to the can, inserting a spacer ,  
placing the end sea ls ,  and sealing the eyelet. 
to-lead seals (solder seal  in each case)  a r e  hermetic. 
During the canning operation, the factors of significance a r e  
a. Stresses  on the Tantalum W i r e ,  This may cause oxide fracture  and 
subsequent catastrophic failure.  
b. Moisture in the Can. The gas inside the can is standard atmosphere 
at a reduced pressure.  'I'2lough the humidity is somewhat controlied, 
excessive moisture can result  in a dew point above the mininium operating 
temperature. 
the capacitor is cooled to  or  through the dew point. 
In this case a high leakage current will tend to develop wh>never 
If the capacitors hermetic seal  is  destroyed, then an increase in leakage 
current o r  a catastrophic failure may result .  
by soldering too close to the lead-in solder-seal o r  by operators attempting to 
"touch up'' the solder termination. 
can and frequently results in f ree  solder balls. 
This seal  is often lost either 
In both cases ,  solder i s  drawn into the 
Soldering the glass header and sealing the tubulation a r e  important 
operations. 
solder balls inside the can. 
is fractured o r  unsoldered easily. 
A t  this time excessive solder may be introduced causing force 
Too little solder may result  in a thin seal  which 
Failure may originate when the anode is soldered to the can. Improper 
bonding of the anode to the can may result  in poor heat transfer and resulting 
degradation in a high ripple application. Excessive flux o r  insufficient solder 
may result  in opens or  intermittents when the par ts  a r e  subjected to tempera- 
ture cycling o r  shock. 
The capacitor can be opened for  internal examination by grinding groovss 
in the case until the case metal  is paper thin (but not penetrated). Two grooves 
a r e  cut along the major  axis approximately 180 degrees apar t  and connected by 
a peripheral groove around the en2 opposite the glass end seal.  Using a thin- 
bladed (X-acto) knife the grooves a r e  finally cut through; caution is exercised 
not to introduce debris into the capacitor. 
through, the metal  s t r ip  can be lifted and peeled away from the solder around 
the end seal  with long nosed pliers leaving an inspection window as shown in 
figure 15c. Metallurgical sectioning of this type of device is  similar to that 
employed for the glass encased res i s tor ,  with the second potting occurring 
after the meta l  case is penetrated. 
When the three grooves a r e  cut 
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Screening Methods 
P r imary  modes of failure include opens caused by pear welds o r  poor s l u g  
soldering, shorts due to dielectric puncture, znd excessive leakage due to 
impurities. 
* 
The following screening tests a r e  recommended for  capacitors on a 
100-percent inspection basis : 
Preassenibly - visual examination 
Capacitance 
Dissipation factor 
Leakage current 
Temperature cycling 
Acc ele rated aging 
Hermetic seal 
Burn-in 
Radiographic inspection 
Visual examinations - external 
The specified tests will effectively screen out ootential defectives. 
Electrical, radiographic, and visual inspections will detect ear ly  failures.  
Potential failures may be induced to fail by temperature cycling that s t r e s ses  
the seals ,  the dielectric,  2nd the bonds. 
fail, o r  abnormal degradation may be indicated, by the burn-in and accelerated 
aging procedures. 
Weak a reas  also may be induced to 
Manufacturing Processes  
The capacitor manufacturing process flow is shown in figure 14. High- 
purity ( 9 9 . 9  percent +), tantalum in granular form is used to keep leakage to 
a minimum. 
organic binder. Then it is sintered a t  about 2000°C in a vacuum to drive off 
the binder and fuse the tantalum. 
porous; this is necessary for high capacitance-to- volume ratio. 
lead is butt-welded to the slug, 
The slug, formed under pressure ,  is held together with an 
The sintering procedure leaves the slug 
The tantalum 
Tantalum oxide (Ta205) is formed by placing the slug in hot sulfuric 
acid (H2S04) and applying positive voltage to the slug using constant current  - then constant voltage controls. 
determined by the thickness of the oxide. 
Dielectric strength and capacitance a r e  
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After rinsing, the slug is impregnated with manganous nitrate.  At a 
After the impregnation cycle 13 
temperature of approximately 4OO0C, the manganous nitrate (Mn(N03)2! is 
converted to manganese dioxide (MnO2). 
repeated several  times the slug is rinsed and outgLssed in an oven. 
MnO2 is then removed from the tantalum lead. 
repeated to reform some of the dielectric that was damaged in the MnO2 fo rm-  
ation process. To ensure that proper values are met ,  density and conductivit. 
tests a r e  performed at this time. 
Excess 
The TaZ05 operation then is 
The slug is  dipped in carbon, while making su re  the carbon does r i D t  extend 
beyond the top edge of the pellet, dried i n  an oven, and coated with si lver.  
Slug dimensions, as we11 as the capacitance and leakage, are measured prior 
to canning. 
A nickel wire i s  resistance lap-welded to the tantalum lead of the slug, 
the slug is bonded inside the can with the proper amount of solder,  a fiber 
spacer is  inserted, and the end cap is soldered in  place. 
is heated to reduce the pressure  and drive off water vapor before sealing. 
The f i n a l  seal  is made by placing solder in  the eyelet to create  the lead-to- 
eyelet seal. Proper  identification markings are placel! on the capacitcr prior 
to final inspection. 
The assembly then 
Photographs, Sectional Views and Characteristics 
Photographs of an external side and end view a r e  shown in figure 15. 
The internal view exposes the siug, solder bond, fiber spacer ,  and end seal.  
Good workmanship is indicated by these views. 
Sectional views of the overall capacitor, the end-cap assembly, and the 
tantalum-to-nickel lead weld are shown in figure 16. The sections reveal 
good workmanship in the lead welds, the slug, the coatings, the glass-to- 
metal and rnetal-to-metal seals , and the overall construction. 
The external and internal characterist ics of the capacitor are shown in 
figures 17 and 18. 
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HIGH-CONDUCTANCE DIODE (FAIRCHILD SEMICON DUCT OR 1N 3 5 9 5 )  
P a r t  History 
. 
The Fairchild diode was qualified by the Components Department of 
At Hughes this diode was used in the HS-308, ATS, and 
Hughes and approved for listing in the high reliability specifications in 
February 1962. 
Surveyor programs. 
type of diodes from Fairchild are on the Jet  Propulsion Laboratory ( J P L )  
preferred par ts  l ist .  
In addition, i t  is listed in MIL-STD-701, and the same 
N o  NASA aler ts  concerning this part  have been issued. Diode problems 
at Hughes have included incorrect external markings,  a leaky device caused 
by a crack in the junction, and a n  open diode due to the button being missing 
from the package. An effective screening method, as recommended fo r  this 
program, would reveal all these defects. 
The related FD-300 family of diodes has been used in most  major  aero- 
space and defense programs. 
Design, Fabrication, and Workmanship 
Critical electrical  parameters of this diode are the reverse  voltage, 
forward current,  leakage or reverse  current,  and power dissipation. 
These parameters ,  in general, are controlled by the type and degree of 
doping in the diode chip, the chip s ize  and geometry, the chip mounting, and 
the package geometry. 
The reverse  or breakdown voltage is determined by the dopant and the 
diffusim depth of the junction. 
to verify this design parameter.  
voltage. 
current  density or the c ros s - sx t iona l  area of the junction. 
design characterist ic is internal to the chip,  electrical  testing is the best 
means of checking this parameter.  
doping, junction a rea ,  and surface cleanliness. 
Electrical test is the most economical manner 
The maximum forward current  is a function of the allowable junction 
Again, since this 
A deep diffusion would cause a low breakdown 
Leakage current  is determined by chip 
These parameters  are controlled during wafer processing, dicing, and 
cleaning. 
process for cleanliness, cracking, and scratching. 
The chips are visually inspected throughout the diode manufacturing 
The power dissipation depends upon the ability of the mechanical package 
components to conduct the heat away from the chip to the outside ambient. 
This conduction is controlled by the component mater ia l  and bonding means. 
The interface between the ch ip  and the preform must  not contain v-ids, and 
solder flow around the entire chip perimeter must  be in evidence. 
the chip body may cause localized hot spots during diode operation. 
Voids under 
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The most cri t ical  inechanical operation consists of placing the whisker 
Proper  alignment is necessary,  i f  the contact on the bond a rea  of the chip. 
is off center or  the whisker canted, the probability of failure is increased. 
To protect against moisture and other environmental effects , the entire 
diode assembly is hermetically sealed in soft glass compatible with the 
Dumet lead material .  
contaminants. 
The cavity should not contain any loose mater ia l  o r  
Ln summary, the major  design features and weaknesses of this diode are 
a. The silicon, planar, passivated chip has good stability of parameters ,  
is relatively rugged (even when unprotected) and is readily manufactured in 
large quantities. 
b. S-spring design lacks resistance to mechanical shock and manufac- 
turing variation. 
p ressure  and must  be aligned accurately. 
bond-to-chip during f ina l  seal  firing and make the part  very susceptible to 
failure due to shock. 
of bond (open). 
most environmental applications , but solid construction is superior in this 
respect. 
The spring must  be installed with proper compression 
Incorrect pressure  will cause poor 
Misalignment may cause shorting through oxide, f a i lu re  
Properly constructed S-spring design has been adequate for  
c .  Glass-metal construction is susceptible to thermal stress failure 
U D ~ S  s materials are carefully selected and controlled to provide thermal 
compatibility. 
achieve this compatibility. 
subject to damage from rough handling, but this deficiency is offset by the 
ease and economy of construction. 
unique and invaluable aid to quality control because the interior of the part  
c An be examined visually af ter  construction is complete. 
This diode uses Dumet and a thermally matched soft glass to 
Because glass is the case mater ia l ,  the par t  is 
In addition,. glass construction provides a 
d. Mounting of the chip on the cathode post poses some crit ical  manu- 
facturing operations : 
0 The chip must  be well centered on the post to avoid S-spring 
mi s alignment and distortion. 
0 The bond (chip-to-post) must be free of voids and mus t  
contact the entire chip surface. 
junction must  be car r ied  away by this bond. 
cut down on the conduction of heat away from the junction, 
they also produce thermal stresses in the chip, due to hot 
spots 
Most heat generated at  the 
Voids not only 
0 The chip must  be positioned very nearly perpendicularly to the 
long axis in order to avoid oxide damage and shorting due to 
the S -spring. 
37 
In order  to preserve the alignment of chip and spring, the post must  be 
aLigned with the glass sleeve when the two are fused to avoid problems when 
the spring is installed. 
To facilitate inspection of the internal elements the glass bodied diodes 
a r e  cracked open by placing the component in a bench vice with the jaws par?-1- 
le1 to the major  axis and slowly increasing the pressure  until the glass 
fractures.  
glass bodied res i s tors .  
Metalurgical sectioning of these devices is identical to that of the 
An internal visual examination of the diode showed that good workmanship 
was used. 
diode. 
from the chip, tlie gold ball adhered to the whisker, indicating good fusion of 
tne ball to the whisker at  final seal. 
alloying of the ball to the chip, because c.n separation some of the silicon from 
the chip was removed wikh the ball. 
There was no evidence of foreign or loose particles within the 
The construction appeared to be rugged; when the whisker was separated 
This did not necessarily indicate poor 
Screening MetCods 
Diode failure modes are usually opens, shor t s ,  excessive leakage, o r  
low breakdown voltage. An open diode is caused by a ni.=chanical failure in the 
interconnecting system o r  excess junction current  causAzig junction burn-out. 
Diode shorts  o r  excessive leakage (which is a form of short  circuit  in a diode) 
may  be due to contamination of the chip surface o r  to c racks ,  scratches, o r  
other irregularit ies of the chip. 
between chip and preform causing localized heating, which in turn may cause 
thermal breakdown of the junction. 
chip surfaces,  excessive diffusion depth, o r  excessive internal heat, in turn 
causing additional diffusion 
Shorts also may  occur because of voids 
Low breakdown can occur because of dirty 
The following screening tests are prescribed as a means of obtaining high 
reliability diodes. They are performed on a 100-percent inspection basis:  
a. 
b. 
C .  
d. 
e .  
f .  
g *  
h.  
i. 
High-temperature storage 
Temperature cycling 
Acceleration 
Burn-in 
Fine seal leak 
Gross seal leak 
Internal and external visual inspection 
X -  ‘y examination 
Electric a1 requirements 
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High-temperature storage stabilizes the chip prior to s t r e s s  testing. 
Temperature cycling s t resses  all the diode components, and an acceleration 
tes t  immediately following the temperature cycling will cause a rupture of 
weak bonds. 
cracked chips, o r  par t  misalignment. 
foreign particles internally after the diode has been sealed. 
verifies the voltage -current characterist ics.  
The internal examination reveals poor workmanship, faulty bonds , 
X-ray examination discloses loose o r  
Electrical testing 
Manufacturing P roc es s e s 
The diode manufacturing processes  are shown in the flow chart  of 
figure 19. 
scr ibed,  a diode is loaded onto the cathode post with its preform and the glass 
body enclosure. 
undergoes its first seal ooeration around the cathode post and the diode chip 
is soldered to the pedestal. 
is pressed into the existing assembly and is refired to make the final seal and 
to effect a thermocompressive-type bond between the whisker and the gold ball 
on the diode. 
In general, after the diode wafer has been manufactured and 
This assembly is placed into a furnace,  where the unit 
The whisker, after being welded to the anode lead, 
Photographs, Sectional Views, and Characterist ics 
An external side view and end-seal view, as well as an internal view af+sr 
In the internal view the button can be seen adhering to the S-bend whisker. 
breaking the glass and an internal view of the diode ch ip ,  are showa in  figur_ 
20. 
The chip view shows the button removed and the area where the silicon has 
been pulled out. 
Sectional views verify the internal bonding techniques of the diode com- 
ponents (figure 21). Some voids appear in the chip solder preform; however, 
they are so minute they are considered to be negligible. 
embedment of the chip into the solder allows full bottom coverage without any 
solder on the chip surface. 
Furthermore,  the 
The external and internal characterist ics of the diode are shown i n  
figures 22 and 23.  
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FIGURE 19, DIODE MANUFACTURING FLOW CHART 
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ELACK LETTERS ON 
WHITE TAPE 
($ERlALl Z A T  ION) BLUE BAND- \ 
_ -  
I 
1 
p- 1-00 MIN+.300 MAX+I.OO MIN 7 
(1.10 NOM) 6266 NOM) (1.10 NOM) 
MATERIAL: 
BODY--- GLASS 
LEADS--DUMET, 
TYPE D 
I DE NT 1 f 1 CAT ION : 
COLD' PLATED S 
PER MIL-STD-1276 
F D  3276 (MARKED ON BODY IN BLUE CHARACTERS) .  
NOTE: ALL NOMINAL DIMENSIONS ARE ACTUAL MUSURE0 Dlh!!cir,NSIONS 
.- _ _  -_I ~ . -__ 
FIGURE 22. EXTERNAL CHARACTERISTICS OF DIODE 
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CATHODE eOST,*038 O I A I  T- GOLD PLATED 
> MU, ,904 HIGH, 
SILICON DIODE CHIP, 1 
.023 X .023 X .063 
WIRE -019 DIA, 
P L A ~ E D  DUMET, 
0 PER M I L - 5 1 0 - I 2 7 6  
+-BEND WHISKER, 
,038 LG X el8 WID€ X -THICK 
UNCLAD NICKEL RlB8ON 
WELD POST TO LEAD T WHISKER -TO-CHIP F B C W O  THERMO- 
COMPRESS ION 
HEAT AT FINAL 
MLL mEssuRE 
EL0 WHISKER TO LEA0 
GLASS -TO -CLASS 
FUSION BOND 
AL CAVITY OS8 DIA 
NOTES 
1, FCR AUTOPSY, CRUSH CLASS BCCY IN AQEA INDICATED THUS 6 
2. +HIS OIOOE 15 PHOTOSENSITIVE. A%'f ELECrRICAL UEASUREMENTS MADE AFTER 
. bHE PACKACE HAS BEEN CPENEO M E T  BE MADE IN TOTAL DARKNESS 
3. ALL ammom ARE ACTUIL UEASUCTO DIMENSOWS 
FTGu'RE 23. INTERNAL CHARACTERISTICS OF DIODE 
46 
CLOCKED FLIP-FLOP, INTEGRATED CIRCUIT (SILICONIX DTL948) 
Part History 
The Siliconix integrated t i rcu i t  has been qualified and approved for use in 
high reliability space programs a t  Hughes. 
satell i te,  and the *?me family has been used in both the Phoenix and the 
“lncreased Reliability and Maintainability“ (IRAM) programs. 
It has been used in the HS-308 
Issue No. 16 of the Navy p Notes reported a post-life-test evaluation of 
The devices performed continuously for 9400 hours 
Issue No. 22 of the p Notes had complete 
The published results 
Siliconix DTL circuits. 
with no performance degradation. 
evaluation of the DTL948 Siliconix integrated circuit .  
were good. 
part .  
N o  problem alerts have been issued by the NASA against this 
Design, Fabrication, and Workmanship 
The crit ical  electrical  design parameters  can be broken down into those 
parameters considered cri t ical  for the individual equivalent piece par t s  of 
the circuit. 
parameters  of gain, saturation voltages, and switching times have a marked 
effect on the circuit operation. 
dopant, diffusion process,  topological layout, and isolation means.  AE a corn - 
ponent part  of a n  advanced planetary spacecraft, the device is required to have 
high structural  and hermetic integrity and a wide operating temperature range. 
In addition, the mechanical characterist ics must  not preclude the fabricatio- 
of reliable assemblies. The important aspects follow: 
Resistor values and power dissipation as well as transistor 
These parameters  a r e  controlled by the 
a. Hermetic seal - A faulty hermetic seal can  allow degradation of 
the electrical  parameters due to contaminants. 
high temperatures using a gold-tin alloy and conventional glass-Kovar seals. 
These units are brazed at 
b. W i r e s  bonded to the chip - This device has 11 wires  of 0.001 inch 
diameter bonded to the surface of the chip. A failure of any one bond due to 
vibration, acceleration, shock, or thermal s t r e s s  is sufficient to cause failure 
oi the device. A thermocompression ball-bonding method connects the gold 
wire to the aluminum metalization of the chip. This connectibn reflects on the 
nece3sity of the hermetic seal, above, because degradation of the bond can 
occur very  rapidly in uncontrolled atmospheres. 
c.  W i r e s  bonded to posts - These consist of 0.001 inch gold wires  wedge- 
bonded to the gold-plates Kovar tabs which lead to the external connections. 
These bonds ai-,: subject to the same stresses as the chip bonds and are 
equally critical. 
d. Corrosion resistance - These devices consist of a glass-Kovar sand- 
wich construction. The external metal surfaces (including the leads) are gold 
plated to res i s t  corrosion. Corrosion could destroy a hermetic seal or cause 
package degradation which could contribute to broken leads or surface leakage 
currents.  
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e. Weldability and solderability - For  ease of fabrication, gold-plated 
leads, such as those used on this device, contribute greatly to the solderability. 
The basic Kovar lead mater ia l  has excellent welding character is t ics .  
f .  Thernial compatibility - Because of the wide temperaLare range this 
part  must survive; the mater ia ls  MU<: Qt? comFati’Jle with each other as we11 
as withstand the temperatures.  
having different cocfficients of thermal  exparision can destroy hermeticity and 
cause fracturing of the silicon chip. 
one another at  higher temperatures to form undesirable compounds. The 
weakest point i n  this device, from the standpoint of thermally compatible 
mater ia ls ,  is the gold-to-aluninum bond on the surface of the chip. The fo r -  
mation of gold-aluminum compolmds at ei-jvated temperatures can degrade c r  
even destroy a device. 
adequate manufacturing controls does not present a reliability preblem. 
Thermal s t resscy generated by mater ia ls  
In addition, many mater ia ls  react  with 
This is a time-temperature phenomenon and with 
Mantifacturing controis used to achieve the cr i t ical  objectives consist 
primarily of electrical  testing and visual inspeytions . 
connection methods, part  parameters, and circuit character is t ics  all can be 
tested electrically. 
and bonds. 
Voltage rztincs,  inter - 
A visual inspection determines the quality of cleanliness 
In the removal of the integrated circuit cap, a thin sharp (X-acto) knife is 
used to scr ibe the per-nhcry oi the brazed junction between the cap and the 
device package. * I [ !  - .  - . ’  iunction is sdficiently thin, the cap is pried off. 
After potting, r.le. :a1 sectioning through a plane perpendicular to the 
surface of the - 1  - -  expose the detaiis of bonding, metalization thickness, 
etc. An etch I *.  . - zt‘aned device using a solution of hydrofluoric, nitric 
and glacial acdT .-cids will disclose the diffusion profile. 
Several devicvs were opened and examined for workmanship. In general, 
gJod workmatiskip was in  evidence throughout, with the possible exception of 
the lcad-to-post wedge bonds. Some leads did not appear to be well attacheci: 
bct subsequent testing indicated that they were adequate. Good workmanship 
was shown in other distinctive features. 
the pads and the leads were well dressed,  without excessive loops but not so 
taut as to generate stresses. 
clearance between it and the surrounding glass and with no voids in the eutectic 
bond. The final lid seal had complete braze welding with no evidenco of excess 
braze material. 
The d: kil-Laoii, oxidation, and metalization patterns were regular and undamaged, 
indicating that manufacturing personnel are aware of the handliiig problems 
with base chips. 
The bonds were accurately placed o n  
The chip was well centered, with adequate 
In process control, there  was no internal contami,, m. 
External package plating appeared uniform and complete. Subsequent 
metallographic sectioning of the par t s  indicated good plating adhesion. 
External lead wires were well  formed and centered in the glass bead seals. 
Glass flow inside the package appeared to be well contrdled.  
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Screening Methods 
A complex integrated circuit has many failure modes,  but most  may be 
classified either as shorts o r  opens. Short circuits may bc caused by oxide 
defects between the metalization and the silicon, masking defects, misplaced 
bonds, loose o r  foreign particles, excessive service loops in the 0.001 inch 
leads,  o r  a faulty device within the chip. Opens may be caused by scratches,  
voids, and tears  in the metalization; bond failures at the chip o r  post; inter-  
metallic compound formation; cracked chip; o r  an open internal device. 
Othel failure modes may include excessive leakage due to either surface con- 
tamination o r  trapped contamination between the silicon and the oxide, seal 
failures due to package imperfections, and parameter degradations due to 
voids in the chip bond eutectic. 
The following 100-percent screening tests are recommended as a means 
of obtaining high reliability integrated circuits : 
a. Pre-cap visual inspection 
b. High-temperature storage for 48 hours a t  175OC 
c .  Thermal shock 
d. Centrifuge at 20,OOOg 
e. Gross and f ine  leak tests 
f, Burn-in fo r  168 hours minimum at 125OC with delta limits on elec- 
trical parameters  and failure analysis on all catastrophic failures, 
g. X-ray  
h. Electrical characterist ics.  
The interr a1 visual inspection is used to detect oxide and masking defects, 
poor bond placement, cracked chips, internal Contamination, and smeared 
metalization. The high-temperature storage stabilizes the device. Thermal 
shock fQllowed Dy acceleration testing causes failure of cracked chips or 
rupture c I weak package joints. 
contaminants ; electrical  testing verifies all circuit  characterist ics.  
X-ray te7ting discloses large o r  loose foreign 
Manufacturing Processes  
The flow chart ,  figure 24, shows the step-by-step manufacturing process 
for the Siliconix DTL948. 
is formed mithin the silicon. 
alloyed into the silicon. 
After scribing and breaking, the die is attached to the package by eutectic 
bonding. 
package pads. 
Thrwgh  various diffusion processes ,  the circuit  
Gold is vacuum deposited on the back and then 
Aluminum interconnects are deposited on the front. 
Leads then are thermocompression bonded between the chip and the 
The cover is brazed in place on the top, making a hermetic seal. 
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FIGURE 24. INTEGFUI'TXD CIRCUIT MANUFACTURING FLOW CHART 
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Photographs , Sectional Views, Characterist ics , and X-Rays 
The overall package, the end view, the internal view, tLie pad wedge 
bonds, and the topological layout are show. in figt.;e 25. 
Sectional views of the overall  chip, a ball bond, a metalization s t r ipe,  
the eutectic bond, arLd the package feed-through system are shown in 
figure 26, 
The external and internal characterist ics of the integrated circuit are 
shown in figures 27 and 28. 
X-rays were taken of all five par ts  in at identical position before 
rotation and after the device had been rotated 90 degrees and returned to its 
original position, The "before motion" X-ray was printed a s  a rhotographic 
positive. When a transparent negative of the "after motion'' X-ray is s u p e r -  
imposed as an  overlay upon the 'before motion" positive, the presence of 
internal loose or  foreign particles is immediately revealed i n  the overlay, 
An example of the '"before motion" X-ray ,f each par t  is illustrated i n  
figures 29 through 33. 
were iound to be in  evidence. 
Of all par ts  tested in  this manner,  no loose particles 
5 1  
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M A T E R I A L  
BGDY -- KOVFR G@LD PLATED I00 .f 25 p II4CH 
LEADS-- K G V A R  GOLD PLATED TO 100 2 25 p INCH 
TG 
I CENTlFlCATlON 
B L A C K  DOT AT NO 1 LEAD 
TOP -- -B7481 
BOTTOM- - 6727 
NOTE: ALL NOMINAL DIMENSIONS ARE ACTUAL MEASURED DIMENSIONS 
FIGURE 27. EXTERNAL CHARAC2'I'ERISTICS OF INTEGRATED CIRCUIT 
56 
A I
od 
w 
d 
N 
s 
‘ ( v  
U’ 
L 
0 z 
57 


RECOMME NDATIONS 
This program demonstrated that piece par ts  can be analyzed by lissectiorl 
and examination of the inteynal construction with respect to materials,  
dimensions, and processes,  It is, therefore, recommended that in the 
screening requirements called out in the Procurement Specification, 
samples from each lot should be dissected and visually examined to ensure 
that there  have been no changes from the qualification parts. 
dimensions and materials should be verified and compared. 
limit for  all internal dimensions should be set to establish piece-part 
j denticality . 
Where possible, 
A maximum delta 
The total appraisal  program will result  in a cost-effective method !3r 
establishing the-sultability of par ts  f o r  ultrahigh reliability planetary 
missions.  
It i s  estimated that the overall  costs for  a p a r t  appraisal during selection 
as described in  the t ransis tor  section would be 124 man hours plus the sample  
par t  costs.  This breakdown is shown below. 
Detailed P a r t  History and Vendors Data 40 hours 
Visual Mechanical and External Photos 16 hours 
Dissection 4 hours 
Internal Measurements and Photos 24 hours 
Alate r i a1 s Anal y s i s PO hours 
Approximately 62 man hours plus sample costs would be required to 
conduct the comparative appraisal  during acceptance. 
estimate are 
The details for  this 
Dissection 2 hours 
Visual Comparison 4 hours 
Internal Dimensional Measurements 16 hours 
Materials Analysis 40 hours 
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